Broadcom
Yishun, Singapore / Global
GET
The Big Jobsite
Yishun, Singapore / Global
Job Description:
Role Overview
Responsible for executing high-quality layouts across Standard Cells, I/O pads, and Mixed-Signal IP in advanced processes within project schedules.
Key Responsibilities
Layout Design & Execution: Apply design guidelines and advanced process rules to deliver high-performance, robust layouts.
Planning & Floorplanning: Manage schedule and execute layouts from the transistor level up including cell- and block-level floorplanning.
Collaboration: Adopt new methodologies, communicate actively across sites, and work closely with senior layout engineers.
Skill Set & Requirements
Education & Experience:
Bachelor's Degree in Electronic Engineering.
2 to 3 years of hands-on IC layout experience
Technical Skills:
Solid grasp of Standard Cell, Memory, or Analog/Mixed-Signal layout basics.
Familiarity with basic ESD/Latch-up layout techniques and transistor-level placement.
Practical experience with physical verification: DRC, LVS, ERC, and Antenna checks.
Basic understanding or exposure to sub-micron or advanced process nodes (e.g. 5nm, 3nm, 2nm, 1.4nm ).
Tools & Concepts:
Proficient with Cadence Virtuoso layout tool and Calibre physical verification (DRC, LVS, ERC, Antenna, and EM/IR analysis.)
Scripting knowledge (Shell, Python, Tcl) or Cadence SKILL programming in a plus.
Personal Attributes: Quick learner, proactive, team player, with good communication and strong problem-solving skills.
R026654
Singapore / Global
Yishun, Singapore / Global
Singapore / Global
Singapore / Global
Singapore / Global
Singapore / Global